Freescale-semiconductor 56F8122 Manual do Utilizador Página 79
- Página / 137
- Índice
- MARCADORES
Avaliado. / 5. Com base em avaliações de clientes
Operating Mode Register
56F8322 Technical Data, Rev. 10.0
Freescale Semiconductor 79
Preliminary
6.4 Operating Mode Register
Figure 6-1 OMR
The reset state for the MB bit will depend on the Flash secured state. See Section 4.2 and Part 7 for
detailed information on how the Operating Mode Register (OMR) MA and MB bits operate in this device.
The EX bit is not functional in this device since there is no external memory interface. For all other bits,
see the 56F8300 Peripheral User Manual.
Note: The OMR is not a Memory Map register; it is directly accessible in code through the acronym OMR.
6.5 Register Descriptions
Bit
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
NL CM XP SD R SA EX 0 MB MA
Type
R/W R/W R/W R/W R/W R/W R/W R/W R/W
RESET
000 0 0 00000000 0X0
Table 6-1 SIM Registers
(SIM_BASE = $00 F350)
Address Offset Address Acronym Register Name Section Location
Base + $0 SIM_CONTROL Control Register
6.5.1
Base + $1 SIM_RSTSTS Reset Status Register
6.5.2
Base + $2 SIM_SCR0 Software Control Register 0
6.5.3
Base + $3 SIM_SCR1 Software Control Register 1
6.5.3
Base + $4 SIM_SCR2 Software Control Register 2
6.5.3
Base + $5 SIM_SCR3 Software Control Register 3
6.5.3
Base + $6 SIM_MSH_ID Most Significant Half of JTAG ID
6.5.4
Base + $7 SIM_LSH_ID Least Significant Half of JTAG ID
6.5.5
Base + $8 SIM_PUDR Pull-up Disable Register
6.5.6
Reserved
Base + $A SIM_CLKOSR CLKO Select Register
6.5.7
Base + $B SIM_GPS GPIO Peripheral Select Register
6.5.8
Base + $C SIM_PCE Peripheral Clock Enable Register
6.5.9
Base + $D SIM_ISALH I/O Short Address Location High Register
6.5.10
Base + $E SIM_ISALL I/O Short Address Location Low Register
6.5.10
- 56F8322/56F8122 1
- Document Revision History 2
- IPBus Bridge (IPBB) 3
- Table of Contents 4
- Part 1 Overview 5
- 8KB of Data Flash 6
- 8KB of Data RAM 6
- 8KB of Boot Flash 6
- 1.2 Device Description 7
- 1.2.2 56F8122 Features 8
- Freescale Semiconductor 9 9
- 16 bits 10
- To/From IPBus Bridge 11
- Table 1-2 Bus Signal Names 12
- 1.5 Product Documentation 13
- 1.6 Data Sheet Conventions 13
- 2.1 Introduction 14
- Freescale Semiconductor 15 15
- 16 Freescale Semiconductor 16
- 2.2 Signal Pins 17
- Signal Pins 19
- 3.1 Introduction 26
- 3.2.3 External Clock Source 27
- 28 Freescale Semiconductor 28
- 3.5 Registers 29
- Part 4 Memory Map 30
- 4.3 Interrupt Vector Table 31
- (Continued) 32
- 4.4 Data Map 34
- 4.5 Flash Memory Map 34
- Flash Memory Map 35
- 4.6 EOnCE Memory Map 36
- (TMRA_BASE = $00 F040) 37
- (TMRC_BASE = $00 F0C0) 39
- (PWMA_BASE = $00 F140) 40
- (DEC0_BASE = $00 F180) 41
- (ITCN_BASE = $00 F1A0) 41
- (ADCA_BASE = $00 F200) 42
- Register Description 44
- (FM_BASE = $00 F400) 47
- (FC_BASE = $00 F800) 47
- 5.1 Introduction 52
- 5.2 Features 52
- 5.3 Functional Description 52
- Functional Description 53
- 5.4 Block Diagram 54
- 5.5 Operating Modes 54
- 5.6 Register Descriptions 55
- 56 Freescale Semiconductor 56
- Freescale Semiconductor 57 57
- 58 Freescale Semiconductor 58
- Freescale Semiconductor 59 59
- 60 Freescale Semiconductor 60
- Freescale Semiconductor 61 61
- 62 Freescale Semiconductor 62
- Bits 11–10 63
- 64 Freescale Semiconductor 64
- Freescale Semiconductor 65 65
- Bits 15–14 66
- 5.6.8.2 Reserved—Bits 13–6 66
- Freescale Semiconductor 67 67
- 68 Freescale Semiconductor 68
- Freescale Semiconductor 69 69
- 70 Freescale Semiconductor 70
- 5.6.12.1 Reserved—Bits 15–7 71
- 5.6.14.1 Reserved—Bits 15–5 71
- 5.6.15.1 Reserved—Bits 15–7 72
- 5.6.17.1 Reserved—Bits 15–5 73
- 5.6.18.2 Reserved—Bit 0 73
- 74 Freescale Semiconductor 74
- Freescale Semiconductor 75 75
- 76 Freescale Semiconductor 76
- 5.7 Resets 77
- 6.1 Introduction 77
- 6.2 Features 78
- 6.3 Operating Modes 78
- 6.4 Operating Mode Register 79
- 6.5 Register Descriptions 79
- 6.5.1.1 Reserved—Bits 15–6 80
- Freescale Semiconductor 81 81
- 6.5.2.6 Reserved—Bits 1–0 82
- 6.5.6.1 Reserved—Bits 15–12 83
- 6.5.6.2 RESET—Bit 11 83
- Figure 3-4) 84
- 6.5.7.5 HOME0 (HOME)—Bit 6 85
- 6.5.8.1 Reserved—Bits 15–8 86
- 6.5.8.2 GPIO C6 (C6)—Bit 7 86
- 6.5.8.3 GPIOC5 (C5)—Bit 6 86
- Freescale Semiconductor 87 87
- 88 Freescale Semiconductor 88
- Freescale Semiconductor 89 89
- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 90
- ISAL[23:22] 90
- 111111 1 11111 1 1 11 90
- ISAL[21:6] 90
- 6.7 Power-Down Modes 91
- 6.9 Resets 92
- Part 7 Security Features 93
- 7.2.3 Flash Lockout Recovery 94
- << 95
- 8.1 Introduction 96
- 8.2 Configuration 96
- Configuration 97
- 8.3 Memory Maps 98
- 9.1 JTAG Information 98
- Part 10 Specifications 99
- Comments Symbol 101
- Unit Notes 101
- 1. No Output Switching 105
- Table 10-10. PLL Parameters 106
- 10.2.2 Temperature Sense 107
- Figure 10-2 Signal States 108
- External 109
- 10.7 Oscillator Parameters 110
- Oscillator Parameters 111
- First Fetch 113
- Not IRQA Interrupt Vector 114
- First Instruction Fetch 114
- Table 10-18 SPI Timing 115
- 10.10 Quad Timer Timing 118
- Figure 10-15 RXD Pulse Width 119
- Figure 10-16 TXD Pulse Width 119
- Table 10-21 SCI Timing 119
- 10.14 JTAG Timing 120
- JTAG Timing 121
- Table 10-24 ADC Parameters 122
- 124 Freescale Semiconductor 124
- Preliminary 124
- 10.17 Power Consumption 125
- • Cload is expressed in pF 126
- Freescale 127
- Freescale Semiconductor 131 131
- 132 Freescale Semiconductor 132
- Freescale Semiconductor 133 133
- DDA_OSC_PLL 134
- Part 13 Ordering Information 135
- How to Reach Us: 136
Manuais e produtos relacionados com Hardware Freescale-semiconductor 56F8122
(24 páginas)© 2020, manymanuals-pt.com. Todos os direitos reservados. | 0.070 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentários a estes Manuais